


# QSFP28 Passive High-Speed Cable

APCP10-PPCxxx-yy



# QSFP28 Passive High-Speed Cable

#### APCP10-PPCxxx-yy

The cables are compliant with InfiniBand Architecture, SFF-8636 specifications and provide connectivity between devices using QSFP28 ports. The QSFP28 cable is an assembly of 4 full-duplex lanes, where each lane is capable of transmitting data at rates up to 25Gb/s per direction, providing an aggregated rate of 100Gb/s

#### **Product Features**


- ✓ Compliant with SFF-8636
- ✓ Compliant with IEEE802.3bj
- ✓ Support 0.5~5m distance
- ✓ All-metal housing for superior EMI performance
- ✓ Low crosstalk
- ✓ Low power consumption
- ✓ RoHS compliant

#### **Applications**

- ✓ Data/Servers/ Routers
- ✓ Networked storage systems
- ✓ External storage systems
- ✓ Data Center networking
- ✓ Communications Switches
- ✓ InfiniBand SDR, DDR, QDR, FDR, EDR



#### **Product Selection**






Part Number	Lengths	Conductor Size	Note
АРСР10-РРС005-уу	0.5m	26/28/30 AWG	1
APCP10-PPC010-yy	1m	26/28/30 AWG	1
APCP10-PPC015-yy	1.5m	26/28/30 AWG	1
APCP10-PPC020-yy	2m	26/28/30 AWG	1
APCP10-PPC025-yy	2.5m	26/28/30 AWG	1
АРСР10-РРС030-уу	3m	26/28/30 AWG	1
АРСР10-РРС050-уу	5m	26/28/30 AWG	1
Note:			

1, yy=30,28,26, present wire size AWG

# Pin Descriptions

Pin	Symbol	Name	Ref.
1	GND	Ground	
2	Tx2n	Transmitter Inverted Data Input, CML-I	
3	Tx2p	Transmitter Non-Inverted Data output, CML-I	
4	GND	Ground	
5	Tx4n	Transmitter Inverted Data Input, CML-I	
6	Tx4p	Transmitter Non-Inverted Data output, CML-I	
7	GND	GND	
		The ModSelL is an input pin. When held low by the host, the module responds	
		to 2-wire serial communication commands. The ModSelL allows the use of	
8	ModSelL	multiple QSFP+ modules on asingle 2-wire interface bus. When the ModSelL	
		is "High", the module shall not respond to or acknowledge any 2-wire interface	
		communication from the host. ModSelL signal input node must be biased to	
		the "High" state in the module	
		The ResetL pin must be pulled to Vcc in the QSFP+ module. A low level on the	
		ResetL pin for longer than the minimum pulse length (t_Reset_init) initiates a	
9	ResetL	complete module reset, returning all user module settings to their default state.	
		Module Reset Assert Time (t_init) starts on the rising edge after the low level	
		on the ResetL pin is released.	
10	VccRx	+ 3.3V Power Supply Receiver	
11	SCL	2-Wire Serial Interface Clock	
12	SDA	2-Wire Serial Interface Data	
13	GND	GND	
14	Rx3p	Receiver Non-Inverted Data Output, CML-O	
15	Rx3n	Receiver Inverted Data Output, CML-O	

16	GND	GND
17	Rx1p	Receiver Non-Inverted Data Output, CML-O
18	Rx1n	Receiver Inverted Data Output, CML-O
19	GND	Ground
20	GND	Ground
21	Rx2n	Receiver Inverted Data Output, CML-O
22	Rx2p	Receiver Non-Inverted Data Output, CML-O
23	GND	Ground
24	Rx4n	Receiver Inverted Data Output, CML-O
25	Rx4p	Receiver Non-Inverted Data Output, CML-O
26	GND	Ground
27	ModPrsL	Module Present, connect to GND
		The IntL pin is an open collector output and must be pulled
		to host supply voltage on the host board. The INTL pin is de-asserted
28	IntL	"High" after completion of reset, when byte 2 bit 0 (Data Not Ready) is
		read with a value of '0' and the flag field is read.
29	VccTx	+3.3 V Power Supply transmitter
30	Vcc1	+3.3 V Power Supply
		The LPMode pin shall be pulled up to Vcc in the QSFP+ module.
31	LPMode	This function is affected by the LPMode pin and the combination of the
		Power_over-ride and Power_set softwarecontrol bits (Address A0h, byte 93 bits 0,1).
32	GND	Ground
33	Тх3р	Transmitter Non-Inverted Data Input, CML-I
34	Tx3n	Transmitter Inverted Data Output, CML-I
35	GND	Ground
36	Tx1p	Transmitter Non-Inverted Data Input, CML-I
37	Tx1n	Transmitter Inverted Data Output, CML-I
38	GND	Ground



Pin-out of Connector Block on Host Board

# Signal Integrity

ITEM			REC	UIREME	NT				TEST CONDITION
	Cable Impedance		105+5/-10Ω						
Differential Impedance	Paddle Card Impedance		100±	10Ω			Rise time of 25ps		
	Cable Termination Impedance		100±15Ω				(20 % - 80 %).		
[ Differential Return loss S	(Input/Output) DD11/SDD22]		Whe f	ere	is the	frequen	cy in GH	< 4.1 .1≤f≤19] z requency f	10MHz≪f≪19GHz
E	l to common-mode ut)Return loss		Whe f Retu	ere urn_loss	is the (f) is the	(20/25.78) (6/25.78)f frequent Differen rn loss a	cy in GH ntial to		10MHz≪f ≪19GHz
	ode to Common- /Output)Return :c22					10MHz≪f≪19GHz			
Differential I Loss (Sdd21 /		(Differential Ins AWG F 30(1m)Max. 30/28(3m)Max. 26(3m)Max. 26/25(5m)Max.	ertionLos 1.25GHz 4.5dB 7.5dB 5.7dB 7.8dB		or TPa to 5.0GHz 6.3dB 12.2dB 9.9 dB 13.5dB	TPb Exclu 7.0GHz 7.5dB 14.8dB 11.9dB 16.0dB	10Ghz 10Ghz 8.5dB 18.0dB 14.1dB 19.0dB	t fixture ) 12.89Ghz 10.5dB 21.5dB 16.5dB 22.0dB	10MHz≪f≪19GHz
Insertion Lo	ss Deviation		-0.1	76*f-0.7	7 ≤ ILD	≤ 0.17	6* f + 0.	7	50MHz≪f≪19GHz
Conversion l	to common-mode Loss-Differential ss(ScD21-SDD21)	$\begin{array}{c} \text{Conversion\_loss}(f)-\text{IL}(f) \geqslant \left[ \begin{array}{ccc} 10 & 0.01 \leqslant f < 12.89 \\ 27 \cdot (29/22)f & 12.89 \leqslant f < 15.7 \\ 6.3 & 15.7 \leqslant f \leqslant 19 \end{array} \right] \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $				10MHz≪f ≪19GHz			
MDNEXT(mu near-end cro	ultiple disturber osstalk)	≥35dB @12.89GHz					10MHz≪f≪19GHz		
Intra Skew		15ps/m					10MHz≪f ≪19GHz		

### **Other Electrical Performance**

ITEM	REQUIREMENT	TEST CONDITION
Low Level Contact Resistance	70milliohms Max. From initial.	EIA-364-23:Apply a maximum voltage of 20mV And a current of 100 mA.
Insulation Resistance	10Mohm(Min.)	EIA364-21:AC 300V 1 minute
Dielectric Withstanding Voltage	NO disruptive discharge.	EIA-364-20:Apply a voltageof 300 VDC for 1 minute between adjacent terminals And between adjacent terminals and ground.


## **Environment Performance**

ITEM	REQUIREMENT	TEST CONDITION
Operating Temp. Range	0°C to +70°C	Cable operating temperature range.
Storage Temp. Range (in packed condition)	-40°C to +80°C	Cable storage temperature range in packed condition.
Thermal Cycling Non-Powered	No evidence of physical damage	EIA-364-32D, Method A, -25 to 90C, 100 cycles, 15 min. dwells
Salt Spraying	48 hours salt spraying after shell corrosive area less than $5\%$ .	EIA-364-26
Mixed Flowing Gas	Pass electrical tests per 3.1 after stressing. (For connector only)	EIA-364-35 Class II,14 days.
Temp. Life	No evidence of physical damage	EIA-364-17C w/ RH, Damp heat 90 $^\circ \!$
Cable Cold Bend	4H, No evidence of physical damage	Condition: -20 $^\circ\!\mathrm{C}$ ±2 $^\circ\!\mathrm{C}$ , mandrel diameter is 6 times the cable diameter.

## Mechanical and Physical Characteristics

ITEM	REQUIREMENT	TEST CONDITION
Vibration	Pass electrical tests per 3.1 after stressing.	Clamp & vibrate per EIA-364-28E,TC-VII, test condition letter – D, 15 minutes in X, Y & Z axis.
Cable Flex	No evidence of physical damage	Flex cable 180° for 20 cycles (±90° from nominal position) at 12 cycles per minute with a 1.0kg load applied to the cable jacket. Flex in the boot area 90° in each direction from vertical. Per EIA-364-41C
Cable Plug Retention in Cage	90N Min. No evidence of physical damage	Pull on cable jacket approximately 1 ft behind cable plug. No functional damage to cable plug below 90N. Per SFF-8432 Rev 5.0
Cable Retention in Plug	90N Min. No evidence of physical damage	Cable plug is fixtured with the bulk cable hanging vertically. A 90N axial load is applied (gradually) to the cable jacket and held for 1 minute. Per EIA-364-38B
Mechanical Shock	Pass electrical tests Per 3.1 after stressing.	Clamp and shock per EIA-364-27B, TC-G,3 times in 6 directions, 100g, 6ms.
Cable Plug Insertion	40N Max	Per SFF-8436 Rev 5.4.1.
Cable plug Extraction	30N Max	Place axial load on de-latch to de-latch plug. Per SFF-8436 Rev 5.4.1.
Durability	50 cycles, No evidence of physical damage	EIA-364-09, perform plug &unplug cycles: Plug and receptacle mate rate: 250times/hour. 50times for module (CONNECTORTO PCB)

# Mechanical Specifications




## Wiring Diagram

X1	X2	REMARKS	X1	X2	REMARKS
18(RX1-)	37(TX1-)	pair	37(TX1-)	18(RX1-)	pair
17(RX1+)	36(TX1+)	pull	36(TX1+)	17(RX1+)	pull
15(RX3-)	34(TX3-)	pair	34(TX3-)	15(RX3-)	pair
14(RX3+)	33(TX3+)	pair	33(TX3+)	14(RX3+)	pair
6 (TX4+)	25(RX4+)	pair	25(RX4+)	6 (TX4+)	pair
5 (TX4-)	24(RX4-)	pall	24(RX4-)	5 (TX4-)	pair
3 (TX2+)	22(RX2+)		22(RX2+)	3 (TX2+)	
2 (TX2-)	21(RX2-)	pair	21 (RX2-)	2 (TX2-)	pair
1, 4, 7, 13, 16, 19, 20, 23, 26, 32, 35, 38	1, 4, 7, 13, 16, 19, 20 23, 26, 32, 35, 38	GND	8, 9, 10, 11, 12, 27, 28, 29, 30, 31	8, 9,10, 11,12,27, 28,29,30, 31	EEPROM point at both ends

## Package diagram

<=2m: 200mm\*300mm >2m: 300mm\*350mm



## **Revision History**

Revision	Initiated	Reviewed	Approved	DCN	Release Date
Version1.0	Tangzhiqiang	Li Tao	Ding zheng	New Released.	Nov 19, 2019



let's make it personal

atoptechnology.com